Materials Horizons

COMMUNICATION

Check for updates

Cite this: DOI: 10.1039/d5mh00224a

Received 6th February 2025,

Accepted 30th May 2025

DOI: 10.1039/d5mh00224a

ROYAL SOCIETY OF CHEMISTRY

View Article Online

Published on 19 June 2025. Downloaded by Yunnan University on 7/29/2025 3:51:53 AM.

This study presents a novel tri-layer gate dielectric design for organic thin-film transistors, tailored for bioelectronic applications, with improved yield, uniformity, and integrability for systems. The proposed tri-layer structure consists of a buffer layer, a surfacetuning layer, and a high-k layer. Experimental results demonstrate a high yield of 93% with a mobility of 0.94 \pm 0.07 cm 2 V $^{-1}$ s $^{-1}$ and a threshold voltage of -0.02 ± 0.06 V, using all-photolithographic processes. Such a high device yield achieved by tri-layer design also enables scalable, large-area integration, which is hardly possible in the previous bi-layer design (of which the device yield is 37%). We demonstrated a 1024-channel bioelectronic stimulation array (an analogue system) with 4096 transistors, achieving an output current of 8.86 \pm 2.0 μA over a 3 \times 3 cm 2 area, as well as several digital circuits, namely, inverters, NAND, NOR, and D flip-flops. This work highlights the importance of creating reliable, low-voltage, and integrable OTFTs as building blocks for bioelectronics, paving the way for future applications in wearable sensors and implantable systems.

Introduction

Bioelectronics is an emerging field that integrates electronic systems with biological systems, offering vast potential for applications such as wearable sensors,^{1,2} neural interfaces,^{3,4} and implantable systems.^{5,6} Transistors act as the fundamental

^a Department of Electronic Engineering, Tsinghua University, Beijing, China. E-mail: chenjiang@tsinghua.edu.cn

Bioelectronic building blocks: low-voltage integrable organic thin-film transistors with a tri-layer gate dielectric design[†]

Taoming Guo, ^(D)^a Ran Wang,^a Yaojie Zheng,^a Huazhong Yang,^a Yongpan Liu,^a Teng Yi,^a Wei Tang ^(D)*^b and Chen Jiang*^{acde}

New concepts

The novel concept introduced in this study lies in the development of a tri-layer dielectric structure for OTFTs, specifically designed to overcome the challenges of achieving high performance and large-area integration for bioelectronic applications. This approach combines three strategically engineered layers: a buffer layer that mitigates the number of trap states on the charge transport surface, a surface-tuning layer that improves the compatibility for subsequent solution-based processing, and a high-*k* layer that enhances capacitance, resulting in improved transistor performance. The study offers a solution to achieve a high yield in low-voltage integrable OTFTs, which is essential for device-to-circuit implementation. This tri-layer design demonstrates the potential of OTFTs as building blocks for scalable fabrication of complex bioelectronic devices.

building blocks in electronic systems, which can be integrated into various functional circuits, ranging from digital logic gates^{7,8} to analogue amplifiers.^{9,10} Traditionally, complementary metal oxide semiconductor (CMOS)¹¹⁻¹⁵ technology has dominated the design of electronic systems due to its reliability and high performance. However, the inherent rigidity and limitations in the area scalability of CMOS technology make it unsuitable for large-area and flexible bioelectronic applications. To address these limitations, organic thin-film transistors (OTFTs) have emerged as promising alternatives, offering key advantages including mechanical flexibility, low-cost fabrication, and compatibility with scalable manufacturing.16-18 Despite these advantages, OTFTs often face challenges such as high operating voltages and difficulties with integration into photolithographic processes.¹⁹ Overcoming these hurdles is essential for realizing the full potential of OTFTs as bioelectronic building blocks.^{20–22}

Currently, significant efforts have been made to optimise the performance of OTFTs. One strategy is to utilise small-molecule semiconductors.^{23–25} Small-molecule materials typically exhibit higher mobility²⁶ due to their better ordered and crystalline structures, allowing for lower operating voltages compared to polymers.²⁷ However, the circuit integration of small-molecule

^b Department of Electronic Engineering, Shanghai Jiao Tong University, Shanghai, China. E-mail: terry_tang@sjtu.edu.cn

^c Beijing National Research Center for Information Science and Technology,

Tsinghua University, Beijing, China

^d State Key Laboratory of Flexible Electronics Technology, Tsinghua University, Beijing, China

^e State Key Laboratory of Space Network and Communications, Tsinghua University, Beijing, China

[†] Electronic supplementary information (ESI) available. See DOI: https://doi.org/ 10.1039/d5mh00224a

OTFTs is often hindered by challenges in uniformity and scalability,²⁸ as their deposition processes, for example, dropcasting²⁹ or blade-coating,³⁰ can lead to significant variations in crystal orientation. Polymer semiconductors, due to their amorphous structure, are more uniform over a large area,³¹ making them ideal candidates for building blocks in bioelectronics.³² However, their disordered molecular structure often results in high threshold voltages, which can pose safety concerns for biological systems.

To enhance device performance in OTFTs with reduced threshold voltages,^{33,34} increasing the unit-area capacitance of gate dielectrics is another effective strategy. A higher unit-area capacitance strengthens the electric field for a given gate voltage, enhancing the modulation of charge carriers in the semiconductor channel and lowering the voltage required for equivalent current. The unit-area capacitance is primarily determined by the dielectric constant (k) of the material and the thickness of the gate dielectric.^{35,36} Although conventional high-k metal oxides can increase unit-area capacitance, their deposition processes require high temperatures that exceed the thermal budget for flexible substrates, such as polyimide (PI), polyethylene terephthalate (PET) and parylene,37,38 and organic semiconductors. In contrast, organic high-k dielectrics are promising alternatives, offering potential for improved compatibility with solution-based processing, making them ideal for enhancing the performance of OTFTs.^{39,40} Li et al.⁴¹ demonstrated the use of poly(vinylidene fluoride-trifluoroethylenechlorofluoroethylene) (P(VDF-TrFE-CFE)) as a high-k dielectric in solution-processable OTFTs to achieve low-voltage operation. However, the presence of random dipoles in the high-k dielectric introduces trap states, capturing charge carriers and reducing mobility.42 To address this, Tang et al.43 introduced CYTOP as a buffer layer, focusing on its ability to screen the dipole field of the high-k dielectric on the semiconductor. Although this approach improved device mobility by mitigating trap states, the low surface energy of the CYTOP layer results in poor wettability⁴⁴ of the P(VDF-TrFE-CFE) dielectric solution, thus affecting its film uniformity and potentially lowering device yield in solution processing. In this regard, to build a low-voltage bioelectronic system, it is essential to design a novel dielectric that combines relatively high capacitance with good film uniformity and device yield.

In this study, we propose a tri-layer gate dielectric design for low-voltage and integrable OTFTs. As illustrated in Fig. 1(c–e), each layer serves a distinct purpose. The CYTOP buffer layer acts as a thin barrier between the high-k dielectric and the semiconductor, minimizing the dipole effect and protecting the charge transport interface, while minimizing its influence on the high effective unit-area capacitance. Due to the poor wetting of the buffer layer, we introduce an AlO_x surface-tuning layer, deposited by thermal evaporation, to optimise the surface energy for subsequent solution-based high-k dielectric layer deposition. This method also allows precise control over the thickness of the surface-tuning layer, mitigating its impact on the subsequent fabrication processes. The transistors with the tri-layer gate dielectric demonstrated a high yield of 93%, with a



Fig. 1 (a) Chemical structures of key materials and (b) 3D schematic structure of the OTFT. SAM: self-assembled monolayer; OSC: organic semiconductor. Schematic designs of different gate dielectric configurations: (c) mono-layer, (d) bi-layer, and (e) tri-layer.

mobility of 0.94 ± 0.07 cm² V⁻¹ s⁻¹ and a threshold voltage of -0.02 ± 0.06 V. Furthermore, the potential for large-area integration was demonstrated with a 1024-channel stimulation array,⁴⁵ incorporating 4096 transistors and achieving an output current of 8.86 \pm 2.0 μ A over a 3 \times 3 cm² area. This study emphasises the critical role of dielectric design in enabling low-voltage, integrable building blocks for bioelectronic applications.

Results and discussion

Gate dielectric characterization

As shown in Fig. 2(a), the unit-area capacitance of the monolayer, bi-layer, and tri-layer structures is 154, 90, and 81 nF cm⁻² at 10 Hz, respectively. The total thickness of the mono-layer, bilayer, and tri-layer is 190 nm, 190 nm, and 197 nm, respectively. The capacitance decreases with the addition of more layers. The bi-layer capacitance is largely decreased compared to that of the mono-layer, and the tri-layer capacitance remains nearly identical to that of the bi-layer configuration. For a multi-layer capacitor, the equivalent capacitance (C_{eq}) behaves like that of a series capacitor network,

$$\frac{1}{C_{\rm eq}} = \frac{1}{C_{\rm CYTOP}} + \frac{1}{C_{\rm AIO_x}} + \frac{1}{C_{\rm P(VDF-TrFE-CFE)}}$$
(1)



Fig. 2 (a) Unit-area capacitance of different gate dielectric designs as a function of frequency. (b) Intrinsic and effective dielectric constants of different dielectric materials and configurations. (c)–(e) Contact angle images demonstrating the wetting behavior of deionised water on the surfaces of (c) the organic semiconductor, (d) the buffer layer, and (e) the surface tuning layer.

where C_{CYTOP} is the capacitance of the buffer layer, C_{AlO_x} is the capacitance of the surface-tuning layer, and $C_{\text{P(VDF-TrFE-CFE)}}$ is the capacitance of the high-*k* layer. In a multi-layer capacitor configuration, the overall capacitance is primarily influenced by the layer with the lowest individual capacitance, making the total value less sensitive to changes in the thickness of other equivalent layers. Among these, the AlO_x layer has minimal impact on the total capacitance due to its relatively high dielectric constant of 9.0 and small thickness of 4.5 nm, and the overall capacitance is dominated by the CYTOP and P(VDF-TrFE-CFE) layers. This makes its capacitance highly sensitive to the thickness of CYTOP and P(VDF-TrFE-CFE) layers the multi-layer structure.

A capacitance decrease with the increase in frequency was also observed in the mono-layer samples. This effect can be primarily attributed to the dielectric dispersion characteristic of P(VDF-TrFE-CFE).^{46,47} At low frequencies, the dipoles within the polymer dielectric have sufficient time to align with the oscillating electric field, maximizing their contribution to the overall capacitance. However, as the frequency increases, the dipole alignment lags behind the rapid change in the electric field, resulting in a sharp decrease in effective capacitance. This relaxation effect limits the capacitive performance of this dielectric material at high frequencies, affecting the switching speed and stability of the OTFTs.⁴⁸

Fig. 2(c-e) displays the contact angles of the different dielectric surfaces. We observed the contact angles of 50.1° , 114.1° , and 81.1° for deionised water on the surfaces of IDT-BT, CYTOP, and AlO_x layers, respectively. These results suggest that the addition of the AlO_x layer enhances the wetting properties of the P(VDF-TrFE-CFE) solution, promoting the formation of a P(VDF-TrFE-CFE) dielectric film with better coverage and

uniformity. This improvement ensures effective integration of the high-k layer and enhances the overall film quality of the OTFTs during large-scale fabrication, in terms of both chip area and circuit complexity.

Characterization of OTFTs with different gate dielectric designs

Fig. 3(a) shows the photograph of the top-gate bottom-contact p-type OTFT obtained using all-photolithographic processes. The channel width-to-length ratio of the devices was 1500 μ m/ 50 µm. Fig. 3(b) shows that the tri-layer and bi-layer OTFTs exhibit high mobility values of 0.94 \pm 0.07 cm² V⁻¹ s⁻¹ and $0.94 \pm 0.15 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, respectively. For mono-layer devices, as the control group in this work, the lower mobility of 0.25 \pm 0.01 cm² V⁻¹ s⁻¹ indicates significant mobility degradation with a direct interface between the IDT-BT channel and the high-k dielectric. Due to the random dipoles present at the interfaces, more trap states would be induced, which degrades carrier transport and thus device mobility. The tri-layer OTFTs also demonstrate a steep subthreshold slope (SS) of 0.37 V dec⁻¹, outperforming the bi-layer (0.79 V dec⁻¹) and mono-layer $(0.93 \text{ V dec}^{-1})$ devices. The threshold voltages for the tri-layer, bi-layer, and mono-layer devices are -0.02 ± 0.06 V, 0.73 \pm 0.21 V, and 2.29 \pm 0.33 V, respectively. The degraded SS of the bi-layer devices is mainly due to a high off-state current, which is largely contributed by the high gate leakage current, suggesting poor dielectric quality with uneven film thickness and even pinholes in the absence of the surface tuning layer. Although p-type OTFTs are typically expected to exhibit negative threshold voltages, the devices demonstrate a slightly positive threshold voltage, which may be attributed to the use of a work function material of gold (Au, $\phi \approx 5.1$ eV) as the gate, shifting the threshold voltage positively.⁴⁹ How the material selection for the gate electrode affects the threshold voltage can be further investigated in the future work to optimise the device performance. The output characteristics of the tri-layer OTFT, as shown in Fig. 3(c), exhibit a flat and stable output current in the saturation region, with a large early voltage exceeding 100 V. This high early voltage corresponds to a significantly increased output resistance, enabling the transistor to function as an ideal current source.

Fig. 3(d-f) shows the transfer characteristics of all functioning transistors with mono-layer, bi-layer, and tri-layer dielectric configurations. 30 transistors were fabricated on 2-inch substrates. The tri-layer transistors achieve a significantly higher yield of 93% (28/30), outperforming the bi-layer (37%, 11/30) and mono-layer (47%, 14/30) devices. The primary cause of transistor failure is the high gate current, which overwhelms the output current. This issue arises from the inconsistency of the high-k layer on the CYTOP layer, which is the main component of the gate dielectric. The poor quality of the high-k layer can lead to short circuits between the source/drain and the gate. The additional AlO_x layer greatly improves the film quality and insulating properties of the gate dielectric deposition, enhancing the device yield and reliability. A higher transistor yield means fewer failed transistors, which directly translates to a higher circuit yield. For instance, in a circuit with

Communication



Fig. 3 (a) Microscopic image of the fabricated OTFT. S/D: source/drain region; G: gate region. (b) Comparison of device transfer characteristics for OTFTs with mono-layer, bi-layer, and tri-layer gate dielectrics. (c) Output characteristics of devices with a tri-layer gate dielectric. Transfer characteristics of all functioning devices of a sample with (d) mono-layer, (e) bi-layer, and (f) tri-layer gate dielectrics, showing the variations of device characteristics.

4 transistors, the circuit yield can be estimated using an exponential function of the transistor yield and the number of transistors. The tri-layer devices can provide an estimated circuit yield of 66%, compared to only 1% for the bi-layer devices, which is unacceptable for circuit integration with OTFTs as building blocks. A circuit yield of 66% provides circuit designers with room to improve overall system reliability through redundancy techniques. In contrast, a circuit yield below 1% leaves virtually no room for such design strategies to be effective.

The variation coefficients for mobility are 7%, 16%, and 5% for the tri-layer, bi-layer, and mono-layer transistors, respectively. This indicates that the trap states at the charge transport interface, which significantly impact the intrinsic mobility of the semiconductor,⁵⁰ are better mitigated by adding the CYTOP layer at the semiconductor–dielectric interface. Similarly, the standard deviation of the threshold voltage is 0.06 V, 0.21 V, and 0.33 V for the tri-layer, bi-layer, and mono-layer designs, respectively. The uniformity of the threshold voltage is primarily determined by the dielectric layer uniformity and interface trap state density. The CYTOP layer enhances the quality of the semiconductor–dielectric interface, and the AlO_x layer further improves the uniformity of the gate dielectric layer.

The superior yield and uniformity of the tri-layer transistors are critical building blocks for achieving reliable and consistent

circuit performance over a large area. This makes the tri-layer structure highly suitable for scalable integration in bioelectronic systems.

The effects of the CYTOP layer and the AlO_x layer

By diluting CYTOP, transistors with different CYTOP layer thicknesses were fabricated. As shown in Fig. 4(a), the thickness decreases while the capacitance increases with decreasing concentration of CYTOP. To achieve low-voltage operation, a larger capacitance is preferred, necessitating a thinner CYTOP layer. This means that a lower concentration of the CYTOP solution is advantageous. However, the transfer characteristics in Fig. 4(b) show that a 7-nm CYTOP layer significantly increases the off-state current for the corresponding OTFTs, primarily due to a large gate leakage current. This leads to a drastically reduced onoff ratio of less than 10^1 , compared to values of 10^4 – 10^5 observed in the devices with thicker CYTOP layers. The inconsistency in the film formed by the CYTOP solutions with lower concentrations disrupts the semiconductor interface, and the dangling bonds of the AlO_x layer further degrade the charge transport properties at the interface. Thus, determining the optimal thickness of the CYTOP layer requires balancing the benefit of higher capacitance from a thinner layer with the need to maintain a stable, uniform film to enhance device performance.



Fig. 4 (a) Relationship between the CYTOP thickness and the equivalent capacitance of the gate dielectric at 10 Hz, for different CYTOP solution concentrations. (b) Transfer characteristics of tri-layer OTFTs with varying CYTOP layer thicknesses. (c) Transfer characteristics of tri-layer OTFTs with different AlO_x layer thicknesses. (d) Yield of 30 transistors fabricated with different dielectric configurations. Distribution of (e) mobility and (f) threshold voltage for functioning devices with different dielectric structures. 1-L means mono-layer devices; 2-L means bi-layer devices; 3-L means tri-layer devices.

Similarly, by adjusting the thickness of the evaporated Al that later naturally oxidised to AlO_x ,⁵¹ OTFTs with AlO_x of various thicknesses were fabricated. As shown in Fig. 4(c), the on-state current of the devices decreases as the thickness of the AlO_x layer increases. This is due to the reduction in the equivalent capacitance of the tri-layer dielectric, which is measured to be 84, 83, 82, and 80 nF cm⁻² for different AlO_x layer thicknesses. The capacitance does not change significantly with the change in the AlO_x thickness, which is in line with the theoretical prediction that the AlO_x layer has minimal impact on the total capacitance. Fig. 4(d) shows the yield of

30 transistors fabricated on 2-inch substrates with different dielectric configurations. A dramatic increase in yield is observed between the 3.0 nm and 4.5 nm thicknesses, which is attributed to the enhanced surface tuning effect with increasing thickness. The contact angle of deionised water on the surface of the AlO_x layer was observed to decrease as the layer thickness increased. This indicates that as the thickness of the AlO_x layer increases, the surface energy also increases, which improves the wetting of the high-*k* solution. Thicknesses above 4.5 nm show minimal improvement in surface wetting, suggesting that 4.5 nm would be sufficient to provide better

adhesion for the high-k layer and form a good gate dielectric film without significant pinholes or defects. This facilitates the fabrication process to be reliable and repeatable, and improves the quality of the high-k layer, resulting in higher yield for transistors with AlO_x thickness over 4.5 nm.

The variation coefficients for the mobility of devices with different AlO_x thicknesses were 14%, 14%, 7%, and 14%, as shown in Fig. 4(e), and the standard deviations of the threshold voltage were 0.52 V, 0.01 V, 0.06 V, and 0.21 V, as shown in Fig. 4(f). The optimal uniformity is observed at 4.5 nm AlO_x thickness. The improved uniformity with increased thickness is due to better wetting of the high-*k* layer, and the decreased uniformity at 6 nm thickness can be attributed to the excessive thickness of the AlO_x layer, hindering semiconductor patterning during wet etching. Therefore, optimizing the surface-tuning layer involves a balance between enhancing surface energy and minimizing the impact on subsequent fabrication steps.

Demonstration of a bioelectronic stimulation array

With the developed OTFTs that possess high yield and uniformity simultaneously, we successfully demonstrated a bioelectronic stimulation array using a four-mask integration process, entirely based on photolithographic patterning. The array consists of 4096 transistors and 1024 capacitors, arranged in a 32×32 matrix. As shown in Fig. 5(a), the drive transistor (T2, Fig. 5(a)) acts as the current source to directly stimulate neurons connected to the output electrode, and the other transistors function as switches to control the write-in and output phases of the circuit. Without counting the fan-out wires, the effective area of the array is 3×3 cm², as shown in Fig. 5(b), highlighting the potential of our OTFTs with the trilayer gate dielectric design for large-area fabrication. To verify the functionality of the array, we randomly selected and focused on a 5×5 unit, which demonstrated a 96% yield, confirming a reliable and consistent fabrication process. The output current was measured to be $8.86 \pm 2.0 \ \mu A$ at an operating voltage of 10 V, with a variation of 22%. The decrease in uniformity compared to individual transistors is primarily due to the complexity of the circuit design and fabrication, including the *via* resistance between different metal layers and the IR drop in the array layout.

Fig. 5(e) shows the measured timing diagram of the functioning units. The stimulation intensity is input through the data line and stored in the capacitor. The selection line (V_{Sel}) refreshes the array by selecting each row, and once all the stimulation information is updated, the control line (V_{Ctrl}) triggers synchronised output current across all units. The output current is only observed when the control line activates the control transistor (T3), ensuring that the background current noise is nearly zero and preventing unintended stimulation on neurons.

This demonstration highlights the potential of the tri-layer OTFT building blocks in creating scalable, low-voltage, and



Fig. 5 (a) Schematic design of the 2-inch stimulation array unit with 4 transistors and 1 capacitor. (b) Photograph of the fabricated stimulation array on a 2-inch glass substrate. (c) Heatmap of output currents from a selected area of the stimulation array. (d) Microscopic image of an individual stimulation array unit. (e) Timing diagram illustrating the operation of the stimulation array.

integrable bioelectronic systems for large-area applications. Apart from the large-area stimulation array as an analogue system, this integration strategy is also promising in digital systems, with the demonstration of logic gate circuits, including inverters, NAND gates, NOR gates and D flip-flops (Fig. S4–S7, ESI†).

Conclusions

This study introduces a novel tri-layer dielectric design for OTFT building blocks, tailored for bioelectronic applications, emphasizing improvements in yield, uniformity, and integration. The careful optimization of buffer, surface tuning, and high-k layers significantly enhances transistor performance by protecting the charge transport surface, improving film uniformity, and increasing capacitance, respectively. Such a systematic optimization route is also applicable to other dielectric materials and device technologies. By varying the thickness of each layer, we identified that optimizing the CYTOP layer requires balancing equivalent capacitance with reliable film formation, and the AlO_x layer optimization involves a trade-off between surface energy tuning and minimizing damage on subsequent processes. The reliable fabrication process enables the tri-layer devices with both high yield and good uniformity, making them suitable as building blocks for large-area integration into electrical circuits and systems. Additionally, the successful demonstration of a bioelectronic stimulation array with 4096 transistors ensures the potential of these tri-layer dielectric transistors for scalable, low-power bioelectronic systems. This work highlights the importance of optimizing dielectric structures in OTFTs for large-area bioelectronics, paving the way for next-generation devices in applications such as wearable sensors, flexible displays, and implantable systems.

Methods

Chemicals and materials

For the self-assembled monolayer on the source/drain (S/D) electrodes, a solution of 2,3,4,5,6-pentafluorothiophenol (PFBT, Sigma-Aldrich) in isopropanol was prepared at a concentration of 0.03% (v/v). The active semiconducting layer was formed using a 2.5 mg mL⁻¹ solution of indacenodithiophene-*co*-benzothiadiazole (IDT-BT, Derthon) in chlorobenzene, which was magnetically stirred for at least 3 hours to ensure complete dissolution of the semiconductor solutes in chlorobenzene.

The tri-layer dielectric was constructed with CYTOP (AGC Chemicals) as the buffer layer, aluminium oxide (AlO_x) as the surface tuning layer, and P(VDF-TrFE-CFE) (67%/26%/7%, Arkema Piezotech) as the high-*k* layer. The CYTOP was diluted in a 1:20 ratio, and a 35 mg mL⁻¹ solution of P(VDF-TrFE-CFE) in 2-butanol was prepared.

Device fabrication

The fabrication of OTFTs began with the deposition of a 10-nm chromium (Cr) adhesion layer and a 40-nm gold (Au) layer as

the S/D electrodes. The substrates were cleaned using ultraviolet/ozone (UV/O3) treatment for 15 minutes to enhance the surface properties of the electrodes. The samples were immersed in a PFBT solution for 30 minutes to improve charge injection at the metal-semiconductor interface. The organic semiconductor layer, IDT-BT, was spin-coated at 2500 rpm and annealed at 100 °C for 30 minutes. Next, the CYTOP dielectric layer was spin-coated at 2500 rpm and annealed at 80 °C for 30 minutes in a vacuum environment. A thin layer of Al was thermally evaporated and naturally oxidised by exposing the samples to the air for 8 hours before the following processes. A 180-nm P(VDF-TrFE-CFE) layer was then spin-coated at 2500 rpm and annealed at 100 °C for 3 hours. The gate electrodes were formed by depositing a 50-nm Au layer. All metal layers for the source, drain, and gate electrodes were patterned using photolithography and wet etching. Finally, the device patterns were defined using reactive-ion etching, with the gate electrode serving as the hard mask to remove excess semiconductor and dielectric areas. To measure the gate dielectric layer capacitance, capacitors use the metal-insulatormetal structure with different material combinations, namely, Al/P(VDF-TrFE-CFE)/Al, Al/CYTOP/P(VDF-TrFE-CFE)/Al, and Al/ CYTOP/AlO_x/P(VDF-TrFE-CFE)/Al, and with different material thicknesses.

Characterization

The thicknesses of the CYTOP and AlO_x films were measured using an atomic force microscope (FastScan, Bruker). The thicknesses of the P(VDF-TrFE-CFE) and overall gate dielectric films were measured with a surface profiler (Dektak 150, Bruker). The capacitance of the gate dielectric was measured using an LCR meter (IM3533-01, HIOKI). The electrical characteristics of the OTFTs were analysed with a semiconductor parameter analyser (B1500A, Keysight). The mobility and threshold voltage were extracted using the linear extrapolation method in the saturation region. The stimulation array was controlled by a microcontroller (ATmega2560, Arduino). The output current was measured using a current–voltage amplifier (SR470, Stanford Research) and recorded on a digital oscilloscope (DSOX2024A, Keysight).

Conflicts of interest

The authors declare no conflicts of interest.

Data availability

All data are presented in the main text or the ESI.†

Acknowledgements

This work was supported in part by the National Natural Science Foundation of China (62374102, 62474106, and 82151305), the National Key R&D Program of China (No. 2019YFA0706100) and the Lingang Laboratory (LG-QS.202202-09).

Notes and references

- D. Zhong, C. Wu, Y. Jiang, Y. Yuan, M. Kim, Y. Nishio, C.-C. Shih, W. Wang, J.-C. Lai, X. Ji, T. Z. Gao, Y.-X. Wang, C. Xu, Y. Zheng, Z. Yu, H. Gong, N. Matsuhisa, C. Zhao, Y. Lei, D. Liu, S. Zhang, Y. Ochiai, S. Liu, S. Wei, J. B.-H. Tok and Z. Bao, *Nature*, 2024, **627**, 313–320.
- 2 J. Rivnay, P. Leleux, M. Ferro, M. Sessolo, A. Williamson, D. A. Koutsouras, D. Khodagholy, M. Ramuz, X. Strakosas, R. M. Owens, C. Benar, J.-M. Badier, C. Bernard and G. G. Malliaras, *Sci. Adv.*, 2015, 1(4), e1400251.
- 3 H. U. Chung, A. Y. Rwei, A. Hourlier-Fargette, S. Xu, K. Lee,
 E. C. Dunne, Z. Xie, C. Liu, A. Carlini, D. H. Kim, D. Ryu,
 E. Kulikova, J. Cao, I. C. Odland, K. B. Fields, B. Hopkins,
 A. Banks, C. Ogle, D. Grande, J. Bin Park, J. Kim, M. Irie,
 H. Jang, J. Lee, Y. Park, J. Kim, H. H. Jo, H. Hahm, R. Avila,
 Y. Xu, M. Namkoong, J. W. Kwak, E. Suen, M. A. Paulus,
 R. J. Kim, B. V. Parsons, K. A. Human, S. S. Kim, M. Patel,
 W. Reuther, H. S. Kim, S. H. Lee, J. D. Leedle, Y. Yun,
 S. Rigali, T. Son, I. Jung, H. Arafa, V. R. Soundararajan,
 A. Ollech, A. Shukla, A. Bradley, M. Schau, C. M. Rand,
 L. E. Marsillio, Z. L. Harris, Y. Huang, A. Hamvas,
 A. S. Paller, D. E. Weese-Mayer, J. Y. Lee and J. A. Rogers, *Nat. Med.*, 2020, 26, 418–429.
- 4 I. R. Violante, K. Alania, A. M. Cassarà, E. Neufeld, E. Acerbo, R. Carron, A. Williamson, D. L. Kurtin, E. Rhodes, A. Hampshire, N. Kuster, E. S. Boyden, A. Pascual-Leone and N. Grossman, *Nat. Neurosci.*, 2023, 26, 1994–2004.
- 5 A. Carnicer-Lombarte, A. J. Boys, A. Güemes, J. Gurke,
 S. Velasco-Bosom, S. Hilton, D. G. Barone and G. G. Malliaras, *Nat. Commun.*, 2024, 15, 7523.
- 6 Y. Lu, G. Yang, S. Wang, Y. Zhang, Y. Jian, L. He, T. Yu, H. Luo, D. Kong, Y. Xianyu, B. Liang, T. Liu, X. Ouyang, J. Yu, X. Hu, H. Yang, Z. Gu, W. Huang and K. Xu, *Nat. Electron.*, 2023, 7, 51–65.
- 7 J. Choi, C. Lee, C. Lee, H. Park, S. M. Lee, C.-H. Kim, H. Yoo and S. G. Im, *Nat. Commun.*, 2022, **13**, 2305.
- 8 K. Myny, Nat. Electron., 2018, 1, 30-39.
- 9 M. Sugiyama, T. Uemura, M. Kondo, M. Akiyama, N. Namba, S. Yoshimoto, Y. Noda, T. Araki and T. Sekitani, *Nat. Electron.*, 2019, **2**, 351–360.
- 10 R. Shiwaku, H. Matsui, K. Nagamine, M. Uematsu, T. Mano,
 Y. Maruyama, A. Nomura, K. Tsuchiya, K. Hayasaka,
 Y. Takeda, T. Fukuda, D. Kumaki and S. Tokito, *Sci. Rep.*, 2018, 8, 3922.
- 11 J. Shi, S. Kim, P. Li, F. Dong, C. Yang, B. Nam, C. Han, E. Eig, L. L. Shi, S. Niu, J. Yue and B. Tian, *Science*, 2024, 384, 1023–1030.
- N. A. Steinmetz, C. Aydin, A. Lebedeva, M. Okun, M. Pachitariu, M. Bauza, M. Beau, J. Bhagat, C. Böhm, M. Broux, S. Chen, J. Colonell, R. J. Gardner, B. Karsh, F. Kloosterman, D. Kostadinov, C. Mora-Lopez, J. O'Callaghan, J. Park, J. Putzeys, B. Sauerbrei, R. J. J. van Daal, A. Z. Vollan, S. Wang, M. Welkenhuysen, Z. Ye, J. T. Dudman, B. Dutta, A. W. Hantman, K. D. Harris, A. K. Lee, E. I. Moser, J. O'Keefe, A. Renart, K. Svoboda,

M. Häusser, S. Haesler, M. Carandini and T. D. Harris, *Science*, 2021, **372**(6539), eabf4588.

- 13 A. Zhou, S. R. Santacruz, B. C. Johnson, G. Alexandrov, A. Moin, F. L. Burghardt, J. M. Rabaey, J. M. Carmena and R. Muller, *Nat. Biomed. Eng.*, 2018, 3, 15–26.
- 14 W. Gao, S. Emaminejad, H. Y. Y. Nyein, S. Challa, K. Chen, A. Peck, H. M. Fahad, H. Ota, H. Shiraki, D. Kiriya, D.-H. Lien, G. A. Brooks, R. W. Davis and A. Javey, *Nature*, 2016, **529**, 509–514.
- 15 K. J. Yu, D. Kuzum, S.-W. Hwang, B. H. Kim, H. Juul, N. H. Kim, S. M. Won, K. Chiang, M. Trumpis, A. G. Richardson, H. Cheng, H. Fang, M. Thompson, H. Bink, D. Talos, K. J. Seo, H. N. Lee, S.-K. Kang, J.-H. Kim, J. Y. Lee, Y. Huang, F. E. Jensen, M. A. Dichter, T. H. Lucas, J. Viventi, B. Litt and J. A. Rogers, *Nat. Mater.*, 2016, 15, 782–791.
- 16 T. Someya, Z. Bao and G. G. Malliaras, *Nature*, 2016, 540, 379–385.
- M. J. Mirshojaeian Hosseini, Y. Yang, W. Kruger, T. Yokota, S. Lee, T. Someya and R. A. Nawrocki, *npj Flexible Electron.*, 2023, 7, 38.
- 18 K. Liu, C. Wang, B. Liu, Y. Bian, J. Kuang, Y. Hou, Z. Pan, G. Liu, X. Huang, Z. Zhu, M. Qin, Z. Zhao, C. Jiang, Y. Liu and Y. Guo, *Adv. Mater.*, 2023, 35(5), 2207006.
- 19 X. Guo, Y. Xu, S. Ogier, T. N. Ng, M. Caironi, A. Perinot, L. Li, J. Zhao, W. Tang, R. A. Sporea, A. Nejim, J. Carrabina, P. Cain and F. Yan, *IEEE Trans. Electron Devices*, 2017, 64, 1906–1921.
- 20 W. Wang, Y. Jiang, D. Zhong, Z. Zhang, S. Choudhury, J.-C. Lai, H. Gong, S. Niu, X. Yan, Y. Zheng, C.-C. Shih, R. Ning, Q. Lin, D. Li, Y.-H. Kim, J. Kim, Y.-X. Wang, C. Zhao, C. Xu, X. Ji, Y. Nishio, H. Lyu, J. B.-H. Tok and Z. Bao, *Science*, 2023, **380**, 735–742.
- 21 C. Jiang, H. W. Choi, X. Cheng, H. Ma, D. Hasko and A. Nathan, *Science*, 2019, **363**, 719–723.
- M. Kaltenbrunner, T. Sekitani, J. Reeder, T. Yokota, K. Kuribara, T. Tokuhara, M. Drack, R. Schwödiauer, I. Graz, S. Bauer-Gogonea, S. Bauer and T. Someya, *Nature*, 2013, 499, 458–463.
- 23 J. W. Borchert, U. Zschieschang, F. Letzkus, M. Giorgio, R. T. Weitz, M. Caironi, J. N. Burghartz, S. Ludwigs and H. Klauk, *Sci. Adv.*, 2020, 6(21), eaaz5156.
- 24 X. Jia, C. Fuentes-Hernandez, C.-Y. Wang, Y. Park and B. Kippelen, *Sci. Adv.*, 2018, 4(1), eaao1705.
- 25 Y. Qin, H. Yang and C. Jiang, *IEEE Trans. Electron Devices*, 2024, **71**, 6275–6280.
- 26 Y. Yuan, G. Giri, A. L. Ayzner, A. P. Zoombelt, S. C. B. Mannsfeld, J. Chen, D. Nordlund, M. F. Toney, J. Huang and Z. Bao, *Nat. Commun.*, 2014, 5, 3005.
- 27 M. Sawatzki-Park, S.-J. Wang, H. Kleemann and K. Leo, *Chem. Rev.*, 2023, **123**, 8232–8250.
- 28 Y.-H. Kim, J. E. Anthony and S. K. Park, Org. Electron., 2012, 13, 1152–1157.
- 29 M. Eslamian, Nano-Micro Lett., 2017, 9, 3.
- 30 L. Ding, J. Zhao, Y. Huang, W. Tang, S. Chen and X. Guo, *IEEE Electron Device Lett.*, 2017, **38**, 338–340.

- 31 L. Han, J. Li, S. Ogier, Z. Liu, L. Deng, Y. Cao, T. Shan, D. Sharkey, L. Feng, A. Guo, X. Li, J. Zhang and X. Guo, *Adv. Electron. Mater.*, 2022, 8(9), 2200014.
- 32 B. Liu, Y. Hou, Y. Qin, J. Zou, H. Ma, Y. Liu, H. Yang, X. Li and C. Jiang, in 2024 IEEE International Symposium on Circuits and Systems (ISCAS), IEEE, 2024, pp. 1–5.
- 33 H. Klauk, U. Zschieschang, J. Pflaum and M. Halik, *Nature*, 2007, **445**, 745–748.
- 34 W. Dou and Y. Tan, RSC Adv., 2020, 10, 8093-8096.
- 35 J. Choi, J. Kang, C. Lee, K. Jeong and S. G. Im, Adv. Electron. Mater., 2020, 6(8), 2000314.
- 36 A. Petritz, A. Wolfberger, A. Fian, J. R. Krenn, T. Griesser and B. Stadlober, Org. Electron., 2013, 14, 3070–3082.
- 37 Y. X. Ma, W. M. Tang and P. T. Lai, Org. Electron., 2022, 102, 106427.
- 38 G. S. R. Mullapudi, G. A. Velazquez-Nevarez, C. Avila-Avendano, J. A. Torres-Ochoa, M. A. Quevedo-López and R. Ramírez-Bon, ACS Appl. Electron. Mater., 2019, 1, 1003–1011.
- 39 D. Khim, Y. R. Cheon, Y. Xu, W.-T. Park, S.-K. Kwon, Y.-Y. Noh and Y.-H. Kim, *Chem. Mater.*, 2016, 28, 2287–2294.
- 40 R. Parashkov, E. Becker, G. Ginev, T. Riedl, H.-H. Johannes and W. Kowalsky, *J. Appl. Phys.*, 2004, **95**, 1594–1596.
- 41 J. Li, Z. Sun and F. Yan, Adv. Mater., 2012, 24, 88-93.

- 42 J. Veres, S. D. Ogier, S. W. Leeming, D. C. Cupertino and S. Mohialdin Khaffaf, Adv. Funct. Mater., 2003, 13, 199–204.
- 43 W. Tang, J. Li, J. Zhao, W. Zhang, F. Yan and X. Guo, *IEEE Electron Device Lett.*, 2015, **36**, 950–952.
- 44 H. Wu, R. A. Hayes, F. Li, A. Henzen, L. Shui and G. Zhou, *Displays*, 2018, **53**, 47–53.
- 45 T. Guo, B. Liu, J. Zou, H. Ma, Y. Liu, X. Li, H. Yang and C. Jiang, *IEEE J. Electron Devices Soc.*, 2023, **11**, 695–699.
- 46 A. Rahmanudin, D. J. Tate, R. Marcial-Hernandez, N. Bull, S. K. Garlapati, A. Zamhuri, R. U. Khan, S. Faraji, S. R. Gollu, Krishna C. Persaud and M. L. Turner, *Adv. Electron. Mater.*, 2020, 6(3), 1901127.
- 47 P. Mao, J. Wang, L. Zhang, Q. Sun, X. Liu, L. He, S. Liu, S. Zhang and H. Gong, *Phys. Chem. Chem. Phys.*, 2020, 22, 13143–13153.
- 48 B. Wang, W. Huang, L. Chi, M. Al-Hashimi, T. J. Marks and A. Facchetti, *Chem. Rev.*, 2018, **118**, 5690–5754.
- 49 H. Moon, D. Im and S. Yoo, *IEEE Electron Device Lett.*, 2013, 34, 1014–1016.
- 50 J.-H. Bae and Y. Choi, *Solid-State Electron.*, 2012, 72, 44–47.
- 51 M. S. Hunter and P. Fowle, *J. Electrochem. Soc.*, 1956, 103, 482.